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Abstract: This paper describes a novel algorithm that permits to automate the process to map runnables to tasks in
any AUTOSAR architecture. This enables to boost system performance by reducing the number of tasks
to be implemented and while preserving system schedulability. Our algorithm uses some properties related
to the activation offset for mapping runnables with distinct periods to the same task. We consider periodic,
independent and fixed-priority tasks running on a single processor. The results of an experimental study are
reported. First, they show that our algorithm reduces significantly the number of tasks with distinct periods
while preserving system schedulability. And second, the system schedulability bound is increased by 34%
compared to the typical periodic solution and the average response time of tasks is reduced by 30% related to
ohers solutions.
1 INTRODUCTION
AUTOSAR (AUTomotive Open System ARchitec-
ture) development partnership has been created by
automotive manufacturers, suppliers and tool devel-
opers in order to establish an open industry standard
for automotive E/E (Electrical/Electronic) architec-
tures (Partnership, 2011). AUTOSAR provides a set
of concepts and defines a methodology for the auto-
motive software development process. Some key fea-
tures of this standard are modularity and configura-
bility of automotive architectures. AUTOSAR per-
mits functional reuse of software modules from differ-
ent suppliers and guarantees interoperability of these
modules through standardized interfaces.
In AUTOSAR, runnables represent the internal
behavior of each SoftWare Component (SWC) and
are the smallest pieces of code to be scheduled. Each
SWC contains at least one runnable. All runnables
are triggered in response to an event such as a tim-
ing event (for periodic runnables), data receiving, or
operation invoking of runnables. If no event is spec-
ified for the runnable, it will never be activated. Fur-
thermore, runnables can be executed only if they are
mapped to tasks. The process of mapping runnable to
task is illustrated in Figure 1.
Developing an automotive application which is
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Figure 1: Runnable mapping process in AUTOSAR.
compliant to the AUTOSAR standard needs the ini-
tialization of many parameters. They are mainly re-
lated to SWCs, allocation of SWCs to the hardware
architecture, and finally configuration of each Elec-
tronic Control Unit (ECU). In the ECU configuration
phase, mapping runnables to OS (Operating System)
tasks is crucial since it may impact system perfor-
mance and its real-time behavior significantly. Sev-
eral design decisions have to be considered including:
• How many tasks are needed to implement the en-
tire set of runnables?
• How to specify priorities of tasks?
• How to define the execution order and activation
offset of runnables which are mapped to the same
task?
There are mainly three ways to address this prob-
lem as shown in Figure 2.
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Figure 2: Solutions to map runnables to different tasks.
The first and simplest solution is to map runnables
with same period to one task. In this Periodic Solution
(PS), the worst-case execution time (WCET) of the
task is the sum of WCET of all runnables mapped to
it. Hence, the number of tasks is equal to the number
of the different periods assuming that a task WCET is
less or equal than its period. However, tasks priorities
are assigned according to the rate monotonic priority
assignment (RMPA) or the deadline monotonic prior-
ity assignment (DMPA) in order to guarantee system
schedulability.
Another solution consists in mapping runnables
with multiple periods to the same task. In this Multi-
ple Periodic Solution (MPS), the period of the task is
the shortest period among different runnables mapped
to it. Its maximum WCET is the sum of the WCET
of all these runnables. The number of tasks in this so-
lution is less than the first one when considering the
same assumptions.
However, in order to obtain a minimal number of
tasks, the best solution is to map the runnables with
different periods to the same task using their activa-
tion offset. In this Arbitrary Periodic solution (APS),
the period of a task is the greatest common divisor
(GCD) of all runnables periods mapped to it. Task
WCET in this case must be less than the task period.
The advantages of this solution are multiple, namely
the minimization of time overhead due to task context
switch and the minimization of stack memory usage
by minimizing the number of tasks.
For MPS and APS, system schedulability may be
guaranteed using RMPA or DMPA by assuming that
the task deadline is less than its period. Otherwise,
if the deadline is arbitrary (i.e. the deadline may
be higher than the period), the Audsley’s algorithm
(Audsley, 1991) may be used to assign tasks priori-
ties. Nevertheless, the issue here is how to determine
the set of runnables that can be mapped to the same
task in order to guarantee system schedulability.
Currently and in industrial practices, system de-
signers use the first two solutions (PS and MPS) and
their best knowledge of the system in order to con-
figure empirically ECU software. Nevertheless, this
may reveal to be an error-prone and time-consuming
process. Thus, an optimization approach appears to
be necessary to realize this configuration phase.
The aim of the work presented in this paper is
to propose an efficient algorithm, based on APS, for
mapping runnables to tasks while preserving system
schedulability. This algorithm allows determining
simultaneously, the number of OS tasks needed to
schedule the set of runnables, the priorities of tasks,
and the sequencing of the different runnables inside
tasks.
The paper is organized as follows: section 2
presents relevant related works. Section 3 describes
the system model. Section 4 details our proposed so-
lution to solve the mapping problem. Section 5 re-
ports and discusses experimental results before we
conclude the paper in section 6.
2 RELATED WORKS
In the context of AUTOSAR, there are many works
that address the problem of mapping runnables to
tasks (Rongshen et al., )(Haibo and Di Natale, )(Zeng
et al., 2012)(Monot et al., 2012)(Navet et al., 2010).
In (Rongshen et al., ), the authors discuss several rules
for mapping runnables to tasks based on intra-ECU
communication (communication between runnables
located on the same ECU), but there is no specified
optimization method. Further, this work does not con-
sider system schedulability. In (Haibo and Di Na-
tale, ), a MILP (Mixed Integer Linear Programming)
method is applied to solve an optimization problem.
This method chooses between protection mechanisms
to ensure data consistency. It considers that runnables
are already mapped to tasks and task priority assign-
ment is given.
In (Zeng et al., 2012), a simulated annealing
method is applied to find the optimal mapping and
tasks priorities assignment using MPS so as to op-
timize stack memory usage. After each transition
of the optimization loop, execution order and pre-
emption threshold of runnables are computed using
a heuristic method. Authors of (Monot et al., 2012;
Navet et al., 2010) developed two heuristics for multi-
core architectures. The first one distributes runnables
to different cores in order to uniformize core loads.
The second one maps runnables from the same core
to one sequencer task using the activation offset of
runnables. This heuristic assumes that the WCET of
runnales is much smaller than their periods since it
considers only one sequencer task per core. In (Ming
and Zonghua, ), a genetic algorithm is used to se-
lect protection mechanisms in order to guarantee data
consistency of each ECU with the objective of mini-
mizing the memory size. The authors use PS to map
runnables to tasks. In (Wozniak et al., 2013), the au-
thors propose a method using genetic algorithm for
the synthesis of AUTOSAR architecture (to solve the
SWCs to ECUs mapping problem, runnables to tasks
mapping problem and data elements to bus frame
mapping problem). In their work, MPS is used to map
runnables to tasks.
To the best of our knowledge, there is no work
uses the APS for mapping runnables to many tasks.
By the following, we detail the system model con-
sidered in this study and the proposed optimization
approach.
3 SYSTEM MODEL
This section describes the system model for both
runnables and tasks. AUTOSAR OS is based on the
industry standard OSEK OS. It is responsible for ex-
ecuting real-time tasks and ISRs (Interrupt Service
Routines). It provides a fixed-priority scheduling
policy. Each task is assigned a static priority and
higher priorities are given to ISRs. During execu-
tion time, the scheduler decides which ready task is
to be executed next, based on its priority. However,
AUTOSAR does not specify the priority assignment
scheme. Rate Monotonic or Deadline Monotonic
schemes can be used within its context. The configu-
ration of AUTOSAR OS is done statically. All the ob-
jects of the OS and their parameters have to be defined
before the deployment of the software. Moreover,
let’s recall that two types of tasks/runnables exist in
AUTOSAR: time-triggered and event-triggered. In
this work we assume that all tasks/runnables are time-
triggered and periodic. Dealing with non-periodic
tasks/runnables may be more difficult because of the
non-deterministic release times. Hence, we start by
developing a solution for periodic tasks/runnables
which can be later extended to cover non-periodic
ones.
3.1 Runnables
Any runnable, say ri, is the basic element to be exe-
cuted in the context of any task, say τ j, with priority
Pτ j . ri is characterized by four timing parameters Oi,
Ci, Ti, Di and position parameter ki:
• Oi, activation offset, i.e. triggering instant of the
execution request.
• Ci, worst-case execution time (WCET), with 0 ≤
Ci ≤ Di ≤ Ti.
• Ti, period.
• Di, relative deadline, i.e. the maximum acceptable
delay for its processing.
• ki, execution order in task τ j.
The two parameters Oi and ki can be tuned to sat-
isfy system schedulability.
3.2 Tasks
Let us denote by ∆ = {r1,r2, ...,rn}, the set of
runnables mapped to the same task τ j. An execution
order i (where 1 is the first execution order and n is
the last) is assigned to each runnable ri.
In order to map runnables with distinct periods to
the same task, we need to determine the activation off-
set of each runnable. This task is called dispatcher
(or sequencer) task which stores the runnables offsets
in a scheduling table and releases them at the right
points in time (Monot et al., 2012). The period of the
dispatcher task (micro-cycle) Ttic j is defined by the
greatest common divisor (GCD) of all runnables peri-
ods mapped to it. Moreover, the dispatcher task exe-
cutes these runnables in a cyclic manner (major-cycle)
Tcycle j , which is the least common multiple (LCM) of
all runnables mapped to it (see Fig. 1). The WCET of
dispatcher tasks Cτ j = {C0,C1, ...,Cs, ...,CN−1}, is a
vector, where N = Tcycle j/Ttic j is the number of slots.
The WCET Cs of the sth slot is given by:
Cs =
n
∑
i=1
xi(s)∗Ci (1)
where the function xi(s) indicates the presence or
not of the ith runnable in the sth slot. This function is
given by:
xi(s) =
{
1 i f ai(s) = s
0 i f ai(s) 6= s (2)
with,
ai(s) =
⌊
s
γi
⌋
γi +δi (3)
where ai(s) is the release time position of the ith
runnable in the sth slot (see example 1). γi = Ti/Ttic j
and δi = Oi/Ttic j represent respectively the repetition
factor and the first position of the ith runnable in the
slots .
Proposition 1. The relative deadline Dτ j of dis-
patcher task τ j guarantees the timing requirements of
all runnables mapped to it if, and only if, the worst
case response time of τ j is less than or equal to Dτ j
given by:
Dτ j = min
s=0...N−1
{Ds} (4)
with,
max
s=0...N−1
{Cs} ≤ Dτ j ≤ Tcycle j (5)
Ds =
{
mink∈R(s)
{
Dk +∑ni=k+1 xi(s).Ci
}
i f R(s) 6= /0
∞ i f R(s) = /0
(6)
NOTE: R(s) denotes the set of runnables posi-
tioned in the slot s.
Proof. Let us consider that a set of runnables
∆ = {r1,r2, ...,rk, ...,rn} is mapped to the same task
τ j. Each runnable rk is assigned an execution order k
(where 1 is the first execution order and n is the last)
and a deadline Dk. When all runnables are mapped in
the first slot (i.e., ∀k,xk(s) = 1 with s=0), the deadline
of dispatcher task (4) is rewritten as follows:
Dτ j = mink=1...n−1
{
Dk +
n
∑
i=k+1
Ci,Dn
}
(7)
To verify timing constraints for all runnables, we
need to find the deadline of dispatcher task which re-
spects the following inequalities:
Dτ j ≤ Dn
Dτ j −Cn ≤ Dn−1
.
.
.
Dτ j − (Cn + ...+Ck+1) ≤ Dk
.
.
.
Dτ j − (Cn + ...+C2) ≤ D1
(8)
It can be observed that equation (7) satisfies the in-
equality above. When all runnables are positioned in
different slots, the relative deadline of dispatcher task
is the minimum of deadlines among all slots. These
deadlines are computed by equation (7) applied for
each slot given by (6).
Figure 3: Illustration of activation offset for runnables with
position in task.
Example 1: Figure 3 illustrates a dispatcher task
for a set of four periodic runnables ri(Oi,Ci,Ti,Di,ki):
r1(0,1,10,8,1), r2(5,1,15,10,2), r3(0,1,15,12,3)
and r4(25,1,30,20,4). The period of the dispatcher
task is GCD(10,15,15,30)=5ms, and its major cycle is
LCM(10,15,15,30)=30ms. Thus, the number of slots
is 6.
Table 1 displays values for an example to com-
pute the WCET Cs of equation (1) and the deadline
of equation (6) of the sth slot. From equation (4), the
deadline of dispatcher task Dτ j is 8 ms.
Table 1: Computation of WCET and deadline of sth slot.
sth slot ai(s) xi(s) Cs Ds
r1 r2 r3 r4 r1 r2 r3 r4
0 0 1 0 5 1 0 1 0 2 9
1 0 1 0 5 0 1 0 0 1 10
2 2 1 0 5 1 0 0 0 1 8
3 2 4 3 5 0 0 1 0 1 12
4 4 4 3 5 1 1 0 0 2 9
5 4 4 3 5 0 0 0 1 1 20
Note: If Tcycle j = Ttic j , there is one slot where
all runnables are mapped to the same task τ j. Thus,
runnables are activated at the same instant and have
the same period. In this case, the dispatcher task
model comes close to the task model of Liu and Lay-
land τ j(Cτ j ,Tτ j ,Dτ j) (Liu and Layland, 1973). Fur-
ther, the task WCET equals to the sum of the WCET
of all runnables mapped to it, its period Tτ j equals
to the period of its runnables, and its deadline Dτ j is
given by (7).
Let us note that the Liu and Layland’s task model
τ j(Cτ j ,Tτ j ,Dτ j) is a particular case of the dispatcher
task model τ j(Cτ j ,Ttic j ,Tcycle j ,Dτ j).
In the following section, we introduce a new
heuristic that relies on the APS solution, inspired
by Audsley’s priority assignment approach (Audsley,
1991). A Least Loaded (LL) algorithm (Monot et al.,
2012) is adapted to find the activation offset of every
periodic runnable that respects its execution order.
4 APS-BASED HEURISTIC
ALGORITHM
In this section, a heuristic is developed to solve the
next optimization problem:
Find: Runnables assigned to tasks,
Activation offset for runnables,
Execution order of runnables,
Tasks priorities.
Minimize: Number of tasks
Subject to: Schedulability of the task set
Our heuristic is inspired by Audsley’s priority as-
signment in order to establish a minimal set of tasks
τ = {τ1, ...,τm}. Furthermore, each task τ j is assigned
a priority j (where 1 is the lowest priority and m is
the highest). The cardinal number m represents the
number of tasks. The task τ j is built from a set of
runnables Π j which is a subset of the entire input set
of runnables ∆ to be mapped. The activation offset
and execution order parameters are specified to assign
each runnable set Π j to task τ j. Thus, for each prior-
ity level j (starting with the lowest priority) there are
the two following steps:
1. The first step tries to find an optimal set of
runnables Π j to assign it to the same task τ j. A
scheduling feasibility test is applied to find Π j of
∆ as detailed in the next subsection (4.1).
2. The second step permits to specify activation off-
set and execution order of runnable set Π j, in or-
der to ovoid overload situation in the slots (i.e., the
max of WCET of dispatcher task is greater than its
period Ttic j or its deadline Dτ j ). Otherwise, a re-ject set Λ j will contain the first runnables leading
to overload situations.
At priority level j+1, a task τ j+1 assigned to this
priority level is created of Π j+1, which is a subset of
(∆\Π j)∪Λ j. Hence, the set of tasks Γ = {τ1, ...,τm}
is set up until obtaining an empty set of ∆, where
Π1∩Π2, ...,∩Πm is empty and Π1∪Π2, ...,∪Πm is
equal to ∆ (see Algorithm 1).
4.1 Assignment of Runnables to Tasks
We detail here the first step of Algorithm 1 whose ob-
jective is to find, for each priority level j, an optimal
set of runnables Π j ⊆ ∆ to be assigned to the same
dispatcher task τ j. The following proposition explains
how the set of runnables Π j is selected.
Proposition 2. Let us assume a set of runnables
Π j = {r1,r2, ...,rp} of cardinality p. If each runnable
ri ∈ Π j is schedulable by assigning ri to a lower pri-
ority level, where the rest of runnables (∆− ri) are
Algorithm 1: Heuristic for mapping runnables
to tasks
Data: runnable set ∆
1 Γ ← /0 ;
2 Failed ← False ;
3 j ← 1 ; /* index of lower priority */
4 while ((∆ 6= /0)&&(Failed = False)) do
5 Π j ← Algorithm2(∆) ;
6 if Pi j 6= /0 then
7 (Λ j ,τ j)← Algorithm3(Π j , j) ;
8 Γ ← τ j ;
9 ∆ ← (∆\Π j)∪Λ j ;
10 j ← j+1 ;
11 end
12 Failed ← True ; /* The system is unschedulable */
13 end
14 return Γ
assigned a higher priorities level, then all runnables
of Π j could be allocated to the same task.
By Proposition 2, Algorithm 2 finds the set of
runnables Π j ⊆ ∆ which can be allocated to the same
task. Algorithm 2 is based on the feasibility test (9)
used by the Audsley’s algorithm:
∋ t0 ≤ t ≤ Di :
Ci
t
+
Ii(t)
t
≤ 1 (9)
where,
Ii(t) = ∑
j∈∆−ri
⌈
t
Tj
⌉
C j (10)
Algorithm 2: Assignment of runnables to tasks
Data: runnable sets ∆
1 Π j ← /0 ;
2 t0 ← ∑i∈∆ Ci ;
3 for ri in ∆ do
4 t ← t0 ;
5 continue ← True ;
6 while continue do
7 if
(
Ci
t +
Ii(t)
t ≤ 1
)
then
8 if (t ≤ Di) then
9 Π j ← ri ; /* ri is schedulable */
10 end
11 continue ← False;
12 end
13 t= Ii(t) + Ci ;
14 if (t > Di) then
15 continue ← False ; /* ri is unschedulable */
16 end
17 end
18 end
19 return Π j
4.2 Sequencing of runnables
The second step of Algorithm 1 is described by Algo-
rithm 3 which builds the dispatcher task τ j using the
activation offsets between the runnables of Π j given
by Algorithm 2. For each runnable ri ∈ Π j, we have
γi = Ti/Ttic j possibilities to define the first position
δi of runnable ri, where 0 ≤ δi ≤ γi − 1. Thus, the
offset of the runnable ri is θi = δi ∗ Ttic j , since the
max WCET of slots is lower than Ttic j . Our algo-
rithm adapts the Least Loaded (LL) heuristic devel-
oped by Monot et al in (Monot et al., 2012) so as to
integrate deadlines of runnables. These ones enable
us to find the deadline of the task through equation
(4) with maxs=0...N−1{Cs} ≤Dτ j ≤ Tcycle j and the ex-
ecution order of runnables sorted in increasing order
of laxity. Laxity Li = Di −Ci represents the maxi-
mum time during which a task can be delayed while
still completing before deadline.
Algorithm 3: Sequencing runnables inside task
Data: Input : runnable set Π j& j
1 ∧ j ← /0 ;
2 Ttic j ← GCD(Π j) ;
3 l ← 1 ; /* index of the first runnable */
4 Sort Π j by increased laxity order ;
5 for i ← 1... |Π j | do
6 Look for δi that represents the least loaded slot in the γi first
slot ;
7 Allocate ri in every γi slot, starting from this slot δi ;
8 Calculate the vector of WCET Cτ j by the equation (1) ;
9 if max(Cτ j )> Ttic j or max(Cτ j )> Dτ j then
10 Reject the first runnable ∧← rl ;
11 l ← l +1 ;
12 Update allocation for rl to ri in the slots using lines 7 & 8
;
13 end
14 end
15 Calculate the deadline Dτ j by the equation (4) ;
16 return ∧ j& τ j(Cτ j ,Ttic j ,Dτ j )
5 EXPERIMENTATION
This section presents and discusses several experi-
mental results. Our study has been conducted in order
to evaluate the proposed approach and validate its ef-
ficiency. To correctly assess the different methods un-
der different execution scenarios, a set of runnables is
randomly generated according to a realistic distribu-
tion of WCETs and periods for covering typical auto-
motive applications.
5.1 Set Up
A system is characterized by the following parame-
ters: number of runnables n, processor utilization fac-
tor U, configuration number, and deadline intervals.
In order to randomly generate the n runnables, we use
the UUnifast algorithm developed in (Bini and But-
tazzo, 2005). This algorithm distributes the total uti-
lization factor U to smaller utilization factor ui for n
runnables. For each runnable ri, we specify its WCET
Ci by the following equation:
Ci = Ti×ui (11)
where Ti is the period of the ith runnable randomly
chosen from a set of non-harmonic periods 1, 2, 3, 5,
8, 10, 15, 20, 25, 40, 50, 100, 150, 200, 250, 300, 500,
900, 1000 ms.
Deadline Di of the ith runnable is determined from
the following equation:
Di = (Ti−Ci)× rand(a,b)+Ci (12)
Where rand(a,b) generates values from the uni-
form distribution on the interval [a, b] with 0≤ a≤ b.
In the case of a=b=1, the deadline is equal to period.
5.2 Results and Discussion
This subsection reports experimental results obtained
by applying our approach using APS and compares it
to both PS and MPS solutions.
Overall, 304 systems have been generated using
the above method and corresponding to 16 cardinal-
ities of period sets and 19 deadline intervals. Each
generated system is composed of 100 runnables that
are generated randomly with a processor utilization
factor fixed to 69%.
Figure 4 shows the evolution of number of schedu-
lable systems according to the range of runnable
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Figure 4: Number of schedulable systems with PS, MPS
and APS.
deadlines. Using MPS and APS, we obtained 197
schedulable systems for an overall of 304 analyzed
systems. i.e., we have 64.80% of schedulable sys-
tems for both MPS and APS approaches. However,
using PS approach, we obtained 30.26% of schedula-
ble systems. Thus, our approach increases by 34.54%
the system schedulability compared to PS approach.
Moreover, APS outperforms both MPS and PS ap-
proaches regarding the number of tasks and the avear-
age response time as discussed thereafter.
From Figure 4, we could identify three different
zones based on the strictness of the deadline con-
straint: zone A corresponds to a system with slack
constraints of deadline’ interval [1,1] until [0.4,1],
where B corresponds to a system with tight con-
straints of deadline’ interval [0.5,1] until [0.1,0.5],
and zone C corresponds to systems with firm con-
straints of deadline’ interval [0.1,0.4] until [0.1,0.1].
In the following, we discuss the performance results
obtained by our APS approach for the three zones and
we compare it to PS and MPS. To do that, we define
for each period cardinality, two performance metrics:
• The maximum number of tasks among all dead-
lines intervals for a given zone,
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Figure 5: Performance results for zone A.
• The benefit percentage of the average response
time (ART) among deadlines intervals for a given
zone.
Zone A: in this zone, we note that APS approach
reduces by 1 to 16 the total tasks number compared to
PS and by 1 to 3 compared to MPS (see Figure 5(a)).
On the other side, Figure 5(b) shows the relative im-
provement (in benefit %) of APS approach regarding
the average response time (ART). This improvement
increases with period cardinality.
Zone B: in this part, the PS approach is unschedu-
lable and thus it is excluded from comparisons. Fig-
ure 6(a) shows the evaluation of the number of tasks.
We note that APS approach reduces by 3 to 9 the tasks
number compared to MPS. Moreover, APS approach
outperforms MPS approach regarding the improve-
ment (in benefit %) of average response time (see Fig-
ure 6(b)).
Zone C: in this part, there is no system that can be
schedulable by any approach due to the tight deadline
constraints.
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Figure 6: Performance results for zone B.
6 CONCLUSION
In the AUTOSAR software design methodology,
mapping runnables of software components to OS
tasks represents a central design decision. This may
impact system performance, real-time schedulability
and execution determinism of the application. Several
approaches have been proposed to solve this design
issue, ranging from the simplest solution that map to-
gether runnables with same periods (PS) or multiple
periods (MPS) to the same task, up to a more ad-
vanced solution based on task sequencer with arbi-
trary periods (APS). However, to our knowledge no
efficient solution has been proposed to optimize both
the number of tasks and system schedulability.
In this paper, a novel method has been proposed
for mapping runnables to tasks based upon the APS
approach. This method uses the activation offset
property of runnables in order to minimize the re-
sulting number of tasks. Experimental results show
that the number of tasks is reduced significantly. Fur-
thermore, our method increases by 34% the system
schedulability bound in comparison to PS approach.
It can be outlined that the PS approach exhibits a
better performance in terms of system response time
compared to the MPS approach but this is in the
detriment of the tasks number. Simulations demon-
strate that our APS approach outperforms both PS and
MPS ones regarding both the number of tasks and
the system response time. We aim also to investi-
gate the experiments setup by extending it to cover
more complex system configuration. In particular,
we would like to measure the performance of our ap-
proach when varying both utilization factor and tasks
deadline. Further, a work in progress has been started
to test our approach on a real board (NEC V850) with
AUTOSAR 3.2. The preliminary obtained results are
satisfactory but have to be also investigated to cover
more system configuration.
Precedence and shared resources constraints will
be also considered in the ongoing work. Finally, we
plan to apply this heuristic to multi-cores architec-
tures in a short future.
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